c盘卷号:942B-A7F4,注意一定是大写,她是区分大小写的。
环境变量:
LM_LICENSE_FILE
D:\Libero\License.dat;D:\Program Files\Modeltech_6.2b\license.dat
命令行输入:
mkdir D:/Program Files/Modeltech_6.2b/actel/vlog/src
cd D:/Program Files/Modeltech_6.2b/actel/vlog/src
cp D:\Libero\Designer\lib\vlog\fusion.v .
在modlesim中输入:
cd {D:/Program Files/Modeltech_6.2b/actel/vlog}
vlib fusion
vlog -work fusion src/fusion.v
仿真前run.do
×××××××××××××××××××××××××××××××××××××××××
quietly set ACTELLIBNAME fusion
quietly set PROJECT_DIR "D:/cff/led"
if {[file exists presynth/_info]} {
puts "INFO: Simulation library presynth already exists"
} else {
vlib presynth
}
vmap presynth presynth
vmap fusion "D:/Libero/Designer/lib/modelsim/precompiled/vlog/fusion"
vlog -work presynth "${PROJECT_DIR}/hdl/led.v"
vlog "+incdir+${PROJECT_DIR}/stimulus" -work presynth "${PROJECT_DIR}/stimulus/tutorial.v"
vsim -L fusion -L presynth -t 1ps presynth.testbench
add wave /testbench/*
run 1000ns
×××××××××××××××××××××××××××××××××××××××××
仿真后run.do
**********************************************************************
quietly set ACTELLIBNAME fusion
quietly set PROJECT_DIR "D:/cff/led"
if {[file exists postsynth/_info]} {
puts "INFO: Simulation library postsynth already exists"
} else {
vlib postsynth
}
vmap postsynth postsynth
vmap fusion "D:/Libero/Designer/lib/modelsim/precompiled/vlog/fusion"
vlog -work postsynth "${PROJECT_DIR}/synthesis/led.v"
vlog "+incdir+${PROJECT_DIR}/stimulus" -work postsynth "${PROJECT_DIR}/stimulus/tutorial.v"
vsim -L fusion -L postsynth -t 1ps postsynth.testbench
add wave /testbench/*
run 1000ns
**************************************************************
布局布线后仿真run.do
*************************************************************
quietly set ACTELLIBNAME fusion
quietly set PROJECT_DIR "D:/cff/led"
if {[file exists ../designer/impl1/simulation/postlayout/_info]} {
puts "INFO: Simulation library ../designer/impl1/simulation/postlayout already exists"
} else {
vlib ../designer/impl1/simulation/postlayout
}
vmap postlayout ../designer/impl1/simulation/postlayout
vmap fusion "D:/Libero/Designer/lib/modelsim/precompiled/vlog/fusion"
vlog -work postlayout "${PROJECT_DIR}/designer/impl1/led_ba.v"
vlog "+incdir+${PROJECT_DIR}/stimulus" -work postlayout "${PROJECT_DIR}/stimulus/tutorial.v"
vsim -L fusion -L postlayout -t 1ps -sdfmax /led_0=${PROJECT_DIR}/designer/impl1/led_ba.sdf postlayout.testbench
add wave /testbench/*
run 1000ns
*********************************************************************************
关注者
博客归档
-
▼
2009
(137)
-
▼
三月
(33)
- ouravr
- 碳膜电阻
- 郭天祥Altium Desinger视频教程
- 7805
- 焊接视频
- 热风焊台
- 焊接
- 贴片 电阻
- 电容种类
- 元件价格
- actel 使用问题
- ghost actual size less than reported size
- softice
- 硬盘逻辑序列号更改
- 恒通pcima卡
- actel 使用
- 周立功博客
- verilog 中 wire与 reg区别
- Verilog/Modelsim+Debussy)
- modelsim中怎么看verilog模块内部的信号啊?
- modbus
- 电子网址大全(囊括了个中国优秀电子技术网站)
- 串口通信
- 阻塞 非阻塞
- 74ls244 74ls245 区别
- 2极管压降
- 常用的电平转换方案
- 快克
- 器件家族
- cmos ttl 电平
- 录音软件设置
- 74系列集成电路的分类及区别
- PCMCIA Last modified: Thursday, Feb...
-
▼
三月
(33)
没有评论:
发表评论